

Investigation of a Miniature and High Gain On-chip V Band Microstrip Antenna

Li-Yan Xie¹, Jia-Qi Liu^{1,2,3}, Yu-Bo Wang¹,
Chenghsin Chuang⁴, Albert Chin⁴, Joshua Le-Wei Li^{1,2,3}, and Kai Kang¹

¹Institute of Electromagnetics and School of Electronic Engineering
University of Electronic Science and Technology of China, Chengdu, China

²Advanced Engineering Platform and School of Electronic Engineering
Monash University, Selangor, Malaysia

³Advanced Engineering Platform and School of Electronic Engineering
Monash University, Victoria, Australia

⁴Department of Electronic Engineering
National Chiao Tung University, Hsinchu, Taiwan

Abstract— This paper presents a miniature and high gain on-chip V band microstrip antenna. A ground plane on the bottom metal layer M_1 has been approached to shield the wave from penetrating into the low-resistivity and high dielectric constant Si substrates to improve the antenna performance. Antenna parameters have been investigated to obtain an optimized antenna with $0.87\text{ mm} \times 1.16\text{ mm}$ occupation. The measured and simulated return loss results and simulated radiation pattern results of proposed antenna have been presented. The performance of the proposed antenna as compared to other published on-chip antennas has also been demonstrated.

1. INTRODUCTION

Recently, the increasing demands for high data rate over 100 MB/s wireless communications and compact volume with high performance [1] urge the developments of V band integrated circuits (IC). On-chip-antenna technology brings great chance to reduce the size of Complementary Metal-Oxide Semiconductor circuits (CMOS) for the less work in the impedance match with antenna. However, high dielectric constant, low-resistivity Si material and thin substrate make it difficult to design and fabricate high performance on-chip antenna in standard CMOS technology.

Different kinds of methods have been approached to solve the problem. Some authors [2] tried to solve the problem by adopting a silicon lens at the backside of the chip which changed the standard CMOS technology and cost a lot. Others improved the antenna performance by doing the research of antenna radiation mechanism. Different shapes of antenna such as dipole [3], inverted F [4], yagi [5] and slot [6] has been designed to fit with the circuits. However, the radiation efficiency and the gain still can't achieve a higher level.

In this paper, we approach the total bottom metal layer M_1 to work as a ground plane and shield the wave from penetrating into the low-resistivity and high dielectric constant Si substrates. The energy loss in the Si substrate has been reduced to improve the antenna performance. Considering the great occupation of the patch and thin substrate which is only $\lambda/500$ (around $10\text{ }\mu\text{m}$), the investigation of patch radiation mechanism has to be done to obtain a miniature and high gain on-chip V band microstrip antenna. The process of design and simulation in the proposed antenna has been done through High Frequency Structure Simulator (HFSS) from Ansoft Corporation based on finite-element-method.

2. ANTENNA DESIGN

Figure 1 shows the geometry of the proposed on-chip patch antenna. This structure consists of a rectangular patch antenna on the top metal layer M_6 and a ground plane on the bottom metal layer M_1 . In order to make room for other circuit devices such as filters, the substrate height between the antenna and ground plane was designed to be $4\text{ }\mu\text{m}$ and fabricated by ourselves. The dimension of main parameters are $Sub_h = 4\text{ }\mu\text{m}$, $a = 2.2\text{ mm}$, $b = 1\text{ mm}$, $P_l = 1.16\text{ mm}$, $P_w = 0.87\text{ mm}$. The low-resistivity and high dielectric constant Si substrate is below the bottom metal layer M_1 . The patch size and the spacing between the patch and the edge were investigated to obtain the optimized miniature and high gain patch antenna. Other parameters such as the arguments of the feed-line are predetermined by demanded $50\text{ }\Omega$ output impedance matching of the circuit and the chosen technology. The prototype of the designed patch antenna is shown in Figure 2.




Figure 1: (a) The top-view and (b) cross-section of the designed on-chip antenna.



Figure 2: The prototype of the designed patch antenna.

3. RESULTS AND DISCUSSION

The simulated (blue line) and measured (red line) return loss results of the proposed antenna were shown in Figure 3. It can be seen that the resonance of the proposed antenna is around 62.85 GHz and the impedance bandwidth with $S_{11} < -10$ dB is from 62.25 GHz to 63.47 GHz. In comparison with the simulation results, the measured reflection coefficient offers a good match except for a 12.5% frequency shift. This may be due to the lower dielectric constant of the SiO_2 substrate and thinner epoxy glue layer on the antenna and the test board, thus leading to the lower resonant frequency.

The E -plane and H -plane radiation patterns of the designed antenna in the $4\text{ }\mu\text{m}$ SiO_2 substrate is displayed in Figure 4. The simulation results demonstrate the peak gain of the designed antenna is -10.3 dBi , which approached -2.69 dBi when the designed antenna is fabricated in the standard CMOS technology with $10\text{ }\mu\text{m}$. The performance of proposed antennas as compared to other published on-chip antennas is presented in Table 1.




Figure 3: The simulated (blue line) and measured (red line) return loss results of the proposed antenna.




Figure 4: (a) The E -plane and (b) H -plane radiation pattern of the designed antenna.

Table 1: The performance of the proposed antennas as compared to other published on-chip antennas.

Ref.	Antenna Type	SiO_2 Substrate Height	Gain (dBi)	Area (mm^2)
[3]	Dipole	$9\text{ }\mu\text{m}$	$-8\text{ dBi}@21\text{ GHz}$	$3\text{ mm} \times 0.5\text{ mm}$
[4]	Inverted F	$22\text{ }\mu\text{m}$	$-19\text{ dBi}@61\text{ GHz}$	/
[5]	Yagi	/	$-10\text{ dBi}@60\text{ GHz}$	$1.1\text{ mm} \times 1.34\text{ mm}$
[6]	Slot	$12\text{ }\mu\text{m}$	$-2\text{ dBi}@140\text{ GHz}$	$1.2\text{ mm} \times 0.6\text{ mm}$
This work	Patch	$4\text{ }\mu\text{m}$	$-10.3\text{ dBi}@60\text{ GHz}$	$0.87\text{ mm} \times 1.16\text{ mm}$
This work	Patch	$10\text{ }\mu\text{m}$	$-2.69\text{ dBi}@60\text{ GHz}$	$0.87\text{ mm} \times 1.16\text{ mm}$

4. CONCLUSION

In this paper, a smaller occupation and higher gain antenna is designed by making detail analysis on the parameters of the on-chip microstrip antenna. The finally designed patch with $0.87\text{ mm} \times 1.16\text{ mm}$ occupies half of the area of the same patch antenna in traditional design method.

REFERENCES

1. Liu, J.-Q., J.-Y. Jin, and J. L.-W. Li, "A miniature bandpass filter with split ring resonator and asymmetrical coupled lines," *2013 International Conference on Communications, Circuits and Systems (ICCCAS)*, Vol. 2, 425–427, 2013.
2. Babakhani, A., X. Guan, A. Komijani, A. Natarajan, and A. Hajimiri, "A 77-GHz phased-array transceiver with on-chip antennas in silicon: Receiver and antennas," *IEEE Journal of Solid-State Circuits*, Vol. 41, No. 12, 2795–2806, 2006.
3. Shamim, A., L. Roy, N. Fong, and N. G. Tarr, "24 GHz on-chip antennas and balun on bulk Si for air transmission," *IEEE Transactions on Antennas and Propagation*, Vol. 56, No. 2, 303–311, 2008.
4. Zhang, Y. P., M. Sun, and L. H. Guo, "On-chip antennas for 60-GHz radios in silicon technology," *IEEE Transactions on Electron Devices*, Vol. 52, No. 7, 1664–1668, 2005.
5. Chuang, H.-R., L.-K. Yeh, P.-C. Kuo, K.-H. Tsai, and H.-L. Yue, "A 60-GHz millimeter-wave CMOS integrated on-chip antenna and bandpass filter," *IEEE Transactions on Electron Devices*, Vol. 58, No. 7, 1837–1845, 2011.
6. Pan, S. and F. Capolino, "Design of a CMOS on-chip slot antenna with extremely flat cavity at 140 GHz," *IEEE Antennas and Wireless Propagation Letters*, Vol. 10, 827–830, 2011.